Continued device scaling into the nanometer region has given rise to new effects that previously had negligible impact but now present greater challenges to designing successful mixed-signal silicon. Design efforts are further exacebated by unprecedented computational resource requirements for accurate design simulation and verification. This paper presents a GPGPU accelerated sparse linear solver for fast simulation of on-chip coupled problems using nVIDIA and ATI GPGPU accelerators on a multi-core computational cluster and evaluate parallelization strategies from a computational perspective.
Self-driven web technologist and cross-platform solutions enthusiast with strong analytic mind. Interest in pattern recognition and integration between web platforms and databases. PhD and Engineering degrees in fields of chemistry / bioinformatics with a strong publication record in peer-reviewed journals. Java, Python & PHP programmer. Keen on rock music and rock climbing